128 or 192? Turin Takes Choice to New Heights: AMD’s Zen 5 EPYC Server Showdown

by ·

AMD is poised to launch its Zen 5 architecture next year, with updates not only for the consumer market but also for servers. The new EPYC processors codenamed Turin and built on the Zen 5 core, will come in two variants: Zen 5 with 128 cores and Zen 5c with 192 cores.

A leak by @YuuKi_AnS has revealed photographs of AMD’s next-generation EPYC Turin processor engineering samples, currently in the ES2 version. At first glance, there appears to be little difference from the current Zen 4 architecture’s Genoa, maintaining the SP5 platform. The sole noticeable change is the CPU tray’s shift in color from orange to blue. These samples lack specific model designations, but the OPN code remains 100-00001245-07, with a production date of 2023.

Months ago, similar OPN codes for EPYC processors were leaked, revealing details of other AMD EPYC Turin configurations:

  • 100-000001245: 16 CCD +1 IOD (Zen 5, 128 cores/256 threads, 512MB L3 cache)
  • 100-000001341: 12 CCD +1 IOD (Zen 5, 96 cores/192 threads, 384MB L3 cache)
  • 100-000001247: 8 CCD +1 IOD (Zen 5, 64 cores/128 threads, 256MB L3 cache)
  • 100-000001342: 8 CCD +1 IOD (Zen 5, 64 cores/128 threads, 256MB L3 cache)
  • 100-000001249: 2 CCD +1 IOD (Zen 5c, 32 cores/64 threads, 64MB L3 cache)

The Zen 5 core-based EPYC Turin processors will have up to 16 CCDs, each housing 8 cores and 32MB of L3 cache, culminating in a total of 128 cores, 256 threads, and 512MB of L3 cache. This represents a 33% increase in core count and L3 cache compared to the current Zen 4 EPYC Genoa.

There are also versions with Zen 5c cores, where each CCD can provide 16 cores and 32MB of L3 cache. These can house up to 6 CCDs, offering a maximum of 192 cores, 256 threads, and 384MB of L3 cache, a 50% increase in both core and cache size compared to the current Zen 4 architecture EPYC Bergamo. These Zen 5 and Zen 5c EPYC processors are expected to have a TDP of 480W, with a maximum of 600W.

The IOD remains singular, supporting 6000MT/s DDR5 memory, CXL 2.0, and PCIe 5.0, along with the third-generation Infinity Fabric interconnect, plus a range of processor security features and various other controllers and accelerators.

AMD has confirmed that the Zen 5 architecture EPYC Turin processors are set to be released in 2024, promising significant performance-per-watt improvements. The increased core count and enhanced architecture should contribute to more powerful and competitive solutions, poised to challenge Intel’s upcoming generation of Xeon processors.

Tags: